Poznámky redaktora
The register not cleared
after this query.
This command returns “1” the output queue after all pending
operations are complete. The STB register carries the MSS bit status. Since bit is
50 User Manual
. The response the query therefore represents an
instantaneous Snapshot the register state, the time that the query
was accepted.
The reply formatted follows: MEATEST,M191,xxxxxx,1.
Query: SAF:QUES:ENAB? Returns the value the Questionable Data
Enable register decimal value.2 standard.
[STATus]: QUES:COND?
Description: This query command returns the content Questionable Condition
register.
This query command returns number representing the STB register
contents.
*IDN?
Description: This query command returns the manufacturer’s name, model number,
serial number, and firmware revision the Calibrator. summary the
Calibrator’s IEEE Common Commands are listed Table XIV.2 ands
The following commands are common the IEEE 488.Parameters: <DNPD> Represents the register bits decimal number.
This command resets the Calibrator its initial state.o.
This command sets the Service Request Enable register.
This command launches internal self-test and returns the self-test
results (“0” pass “1” fail).
This command prevents the Calibrator from executing any further
commands queries until all previous remote commands have been
executed.
*OPC
Description:
*OPC?
Description:
*WAI
Description:
*RST
Description:
*TST?
Description:
*STB?
Description:
*SRE <value>
Description:
This command sets the OPC bit the ESR (Event Status Register)
when all pending operations are complete.
[STATus]: PRES
Description: This query command clears all bits the Operation Data Enable
register and the Questionable Data Enable register. decimal value which corresponds the binaryweighted
sum all bits set the register.r.00
Where xxxxxx serial number.
Using IEEE 488.
M191 Insulation Tester Calibrator________________________________________ MEATEST, s.
Example: STAT:QUES:ENAB Sets bit the Questionable Data Enable
register, while all other bits are set 0
